



# Low Power Flitwise Routing in an Unidirectional Torus with Minimal Buffering

Jörg Mische and Theo Ungerer

Systems and Networking Department of Computer Science University of Augsburg

NoCArc Workshop Vancouver, Canada, 2012-12-01



#### Motivation



#### On-chip Networks for Embedded Systems

- Connect small cores by a NoC
- Routers must be small and power-efficient, too

#### Alternative Router Design

- Reduce area and power consumption
- Reduce complexity of router
- Provide acceptable network throughput



Outline



Router Microarchitecture


Routing Algorithm

Evaluation of Throughput and Costs






# Conventional Router in a Mesh

















#### mesh








#### mesh

4+1 input ports,
 4+1 output ports








#### mesh

- 4+1 input ports,
  4+1 output ports
- ► 5x5 crossbar








#### mesh

- 4+1 input ports,
  4+1 output ports
- ► 5x5 crossbar

#### wormhole routing







#### nesh


- 4+1 input ports,
  4+1 output ports
- ► 5x5 crossbar

#### wormhole routing

input or output buffers







#### nesh


- 4+1 input ports,
  4+1 output ports
- ► 5x5 crossbar

#### wormhole routing

- input or output buffers
- buffers for virtual channels







#### mesh

- 4+1 input ports,
  4+1 output ports
- ► 5x5 crossbar


#### wormhole routing

- input or output buffers
- buffers for virtual channels
- ► pipelined logic



# Unidirectional Torus





#### comparision with mesh


#### bidirectional

- 1 imes bandwith o
- $0.5 \times \# ports/links +$ 
  - $2\times$  link length -
  - 1 imes link area o
- $0.5 \times$  link capacity -






# Folded Unidirectional Torus

















#### unidirectional torus










#### unidirectional torus

2+1 input ports,
 2+1 output ports








#### unidirectional torus

- 2+1 input ports,
  2+1 output ports
- ► 3x3 crossbar








#### unidirectional torus

- 2+1 input ports,
  2+1 output ports
- ► 3x3 crossbar









#### unidirectional torus


- 2+1 input ports,
  2+1 output ports
- ► 3x3 crossbar

#### semi-bufferless routing

► 1 buffer







#### unidirectional torus


- 2+1 input ports,
  2+1 output ports
- ► 3x3 crossbar

#### semi-bufferless routing

- 1 buffer
- simplified routing logic




































- constantly rotating x-rings
- constantly rotating y-rings








- constantly rotating x-rings
- constantly rotating y-rings








- constantly rotating x-rings
- constantly rotating y-rings








- constantly rotating x-rings
- constantly rotating y-rings








- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot








- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot








- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot








- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot









- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot
- ► x transport






- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot
- x transport
- ► turn to corner buffer






- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot
- ► x transport
- ► turn to corner buffer
- enter y-ring if empty slot









- constantly rotating y-rings
- enter x-ring if empty slot
- ► x transport
- ► turn to corner buffer
- enter y-ring if empty slot






- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot
- x transport
- ► turn to corner buffer
- enter y-ring if empty slot
- ► y transport









- constantly rotating y-rings
- enter x-ring if empty slot
- ► x transport
- ► turn to corner buffer
- enter y-ring if empty slot
- y transport





- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot
- x transport
- ► turn to corner buffer
- enter y-ring if empty slot
- ► y transport






- constantly rotating x-rings
- constantly rotating y-rings
- enter x-ring if empty slot
- x transport
- ► turn to corner buffer
- enter y-ring if empty slot
- ► y transport
- eject



## Conflicts




 $\begin{array}{l} \text{Corner buffer full} \\ \rightarrow \text{ extra round} \end{array}$ 



 $\begin{array}{l} \text{Conflict at local eject port} \\ \rightarrow \text{extra round} \end{array}$ 

No free slot  $\rightarrow$  request from predecessor





## Flow Control



#### Single Flit Packets

- ► Enable large data chunks by preserving flit order
- Simplify flow control

#### Preserving flit order

- ► Fixed route (X-Y)
- Preserve order in extra rounds

#### Overhead

- $\blacktriangleright$  Each flit carries destination  $\rightarrow$  increase link width
- In return: save head flit








- Main focus: comparability with other low power router publications
- Baseline: conventional router with 2 buffers per input port and 2 virtual channels (VC2x2)
- Throughput: synthetic traffic patterns from booksim
- ▶ Power/area: Orion 2.0 at 65nm




## Uniform Random Traffic










Universität Augsburg University




# Tornado Traffic Pattern





## Neighbor Traffic Pattern









## Neighbor Traffic










## Power vs. Throughput





## Conclusion



#### Summary

- Semi-bufferless routing in an unidirectional torus
- Save energy by omitting packets, flow control and virtual channels
- Low power for low throughput

#### Future Work

- Real workloads
- ▶ Power modelling for structural size < 65nm (DSENT / VHDL)
- ► Guaranteed Service (GS) for real-time applications



# Thank You



